



Europäisches Patentamt
European Patent Office
Office européen des brevets



⑪ Publication number:

0 651 500 A1

⑫

EUROPEAN PATENT APPLICATION

⑬ Application number: 94306622.5

⑮ Int. Cl.⁶: H03F 1/08

⑭ Date of filing: 09.09.94

⑯ Priority: 01.11.93 US 146543

⑰ Inventor: Brehmer, Geoffrey E.
1711 Gracy Farms Lane
Austin,
Texas 78758 (US)
Inventor: Cabler, Carlin Dru
12101 Corner Brook Pass
Austin,
Texas 78739 (US)

⑯ Date of publication of application:
03.05.95 Bulletin 95/18

⑰ Representative: Wright, Hugh Ronald et al
Brookes & Martin
52/54 High Holborn
London WC1V 6SE (GB)


⑯ Designated Contracting States:
BE DE DK ES FR GB GR IE IT LU NL PT SE

⑰ Applicant: ADVANCED MICRO DEVICES INC.
One AMD Place,
P.O. Box 3453
Sunnyvale,
California 94088-3453 (US)

⑯ Operational amplifier.

⑯ An op-amp comprising a single gain stage amplifier cascaded with a buffer and an output stage. The buffer comprises an amplifier which isolates the gain stage from the output stage to prevent loading of the gain stage and create a more linear op-amp. For frequency compensation, the op-amp utilizes MOSFETs connected in a reversed biased configu-

ration as load compensation capacitors. This technique reduces the non-linear effects of MOSFET gate capacitors utilized in conventional Miller compensation schemes and allows for digital fabrication technology of low distortion, low power supply operational amplifier design.



EP 0 651 500 A1

The present invention relates to operational amplifiers (op-amps) and, more particularly, to low distortion operational amplifiers operating from a low voltage power supply.

5 Audio chips presently enable personal computers (PCs), compact disk (CD) players, and other portable audio devices to execute high quality audio applications. Typical audio chips comprise digital circuitry which occupies approximately 75-80% of the audio chip's silicon space and analog circuitry which occupies the remaining 20-25%. Typically, the analog circuitry comprises an analog-to-digital (A/D) converter, digital-to-analog (D/A) converter and some output amplifiers. Its main function is to convert an analog input into a digital format suitable for the digital circuitry to process, then convert the digital signals back into an analog format suitable to drive an output device, such as a speaker. The digital circuitry occupies the majority of the silicon area and typically performs digital signal processing, such as filtering, noise shaping, and synthesizing, on the converted analog signals. The main function of these audio chips is to implement an entire audio system on one piece of silicon.

10 The conventional analog circuitry utilized to implement high quality audio chips comprises an op-amp having: 1) two gain stages; 2) a highly linear Miller compensation capacitor positioned between the two gain stages; and 3) an output stage connected to the output of the second gain stage. The output stage loads (i.e., draws excessive current from) the second gain stage and, therefore, two gain stages are required to achieve acceptable gain from the op-amp. The Miller frequency compensation capacitor must be connected between the two gain stages to ensure that the op-amp receives sufficient frequency compensation to produce a linear output having an acceptable level of harmonic distortion.

15 Unfortunately, the position of the Miller compensation capacitor between the two gain stages precludes its implementation using a metal-oxide-silicon field-effect transistor (i.e., MOSFET) connected as a capacitor (i.e., a MOSFET gate capacitor). That is, implementing the Miller compensation capacitor with a MOSFET gate capacitor is undesirable because its connection between the gain stages would cause it to forward bias as its gate voltage approached and exceeded the threshold voltage, resulting in the capacitance of the MOSFET gate capacitor becoming highly non-linear. As the capacitance of the MOSFET gate capacitor becomes increasingly non-linear, the op-amp's gain becomes non-linear and, therefore, its output produces a total harmonic distortion between -70 to -75 dB. The level of total harmonic distortion required for CD quality applications is less than -96

20 dB, thus rendering the Miller MOSFET compensation scheme unacceptable.

Accordingly, a highly linear plate capacitor must implement the Miller compensation capacitor. Either a digital or analog fabrication process may be used to fabricate the plate capacitor, but each has a particular disadvantage. The digital fabrication process (i.e., a single-poly process) could be used to form a thick oxide plate capacitor, but that process requires large amounts of silicon to implement. Because the thick oxide plate capacitor consumes large amounts of the audio chip's silicon, the digital fabrication process is not typically used.

25 The analog fabrication process may be used to form a thin oxide plate capacitor, but the process requires costly additional steps, including the addition of a second layer of polysilicon with a layer of silicon dioxide interposed to form the thin oxide plate capacitor. Even though this fabrication process is very expensive, it is nevertheless conventionally used because, as previously mentioned, a highly linear compensation capacitor must be connected between the two gain stages.

30 Thus, considering the limited amount of space on the audio chip for the op-amp, the large silicon requirements of the thick oxide plate capacitor or the additional costly layer requirements of the thin oxide plate capacitor provide an inadequate solution in the implementation of high quality audio chips.

35 Due to the aforementioned problems associated with presently available audio chips, a demand exists for a low cost, high quality op-amp which may be fabricated entirely using a digital fabrication process that does not significantly impact chip size or the amount of silicon required for fabrication. Furthermore, the op-amp must be capable of operating from a 3.3 volt power supply and provide a very low total harmonic distortion such that its output approximates the output quality of compact disks. To accomplish this, the op-amp must provide adequate amplification of audio signals and, at the same time, generate no more than -96 db total harmonic distortion. Accordingly, amplification must be independent of frequency (i.e. highly linear) to preserve the integrity of the input signal. This op-amp represents a significant improvement because it furnishes both a cost and size effective audio amplifier for use in all high quality audio applications, including battery powered or portable communication and computer products.

40 45 50 55 We will describe an operational amplifier (op-amp) which operates to work with low supply voltages and yet meets the gain and low distortion requirements for high quality PC audio applications. The op-amp is particularly suited for use in battery powered or portable communication pro-

ducts. Furthermore, the op-amp solves many diverse problems found in low power applications in the related art, for example, problems of distortion, stability, and fabrication. The design of this op-amp resolves many of those problems of the prior art due to the op-amp's unique "linearization" buffer and frequency compensation scheme.

The described op-amp replaces the conventional dual gain stage op-amp with a single gain stage amplifier cascaded to a buffer and an output stage. The buffer comprises an amplifier which isolates the gain stage from the output stage to prevent loading and creates a more linear op-amp. In addition, the op-amp utilizes MOSFETs connected in a reversed biased configuration to provide frequency compensation. This technique reduces the non-linear effects of conventional MOSFET gate capacitors, eliminates the expense of conventional thin and thick oxide plate capacitors, and enables the op-amp to be fabricated using a cost and size effective digital fabrication process.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram of a low distortion operational amplifier of the present invention.

Fig. 2 is a detailed schematic diagram of a low distortion operational amplifier of the present invention.

Fig. 3 is a schematic diagram of a DC biasing circuit for use with the op-amp of Fig. 2.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Fig. 1 depicts a block diagram of op-amp 100 which comprises a cascade system of gain stage 110, compensation capacitors 120 and 140, buffer 130, and output stage 150. Op-amp 100 receives a differential audio input signal at negative and positive terminals 106 and 105, respectively, and produces an output signal at node 170. Depending on the desired gain, op-amp 100 may be configured in a variety of ways by selecting appropriate component values (not shown). For example, op-amp 100's gain may be varied by positioning a variable feedback resistor between node 170 and terminals 105 or 106.

Gain stage 110 receives the differential audio input signal at terminals 105 and 106 and amplifies the input signal to produce a single-ended output signal at node 115. Buffer 130 receives the output signal from gain stage 110 at node 115 and drives output stage 150 at node 135 with its buffered output signal. Output stage 150 supplies current to load 180 at node 170 in response to the output signal received from buffer 130. Load 180 typically comprises a reactive device which produces ca-

pacitive and resistive loading of op-amp 100. Compensation capacitors 120 and 140 connect between nodes 115 and 135, respectively, and a reference potential (e.g. ground) to provide frequency compensation of op-amp 100.

Fig. 2 depicts a schematic diagram showing the individual components that comprise op-amp 100. In the preferred embodiment, gain stage 110 comprises a single stage folded cascode amplifier. Any suitable amplifier may implement gain stage 110, although the single stage folded cascode amplifier shown in Fig. 2 is particularly advantageous because of its favorable output voltage swing. By using this cascode amplifier, the output of gain stage 110 at node 115 swings nearly rail-to-rail, allowing gain stage 110 to operate from a low voltage supply, such as 3.3 volts. The cascode amplifier of gain stage 110 is the subject matter of copending U.S. Patent Application Serial No. 08/085,898, entitled "Operational Amplifier for Low Supply Voltage Applications," filed June 30, 1993 and assigned to the assignee of the present invention.

The cascode amplifier of gain stage 110 is designed to have a minimum voltage drop across P-channel source transistors 121, 124, and 128 and N-channel sink transistors 133 and 136 so that output 115 can swing over a greater range. This cascode amplifier includes both a single stage amplifier section and a network of DC biasing circuitry (see Fig. 3). The single stage amplifier section comprises inverting input 106, non-inverting input 105, P-channel transistors 121, 122, 124, 126, 128, and 131, N-channel transistors 133, 134, 136, and 138, and output 115. When the voltages at inputs 105 and 106 are equal and within the operating range of the cascode amplifier, the current in transistors 121, 122, 133, and 134 (i.e., the output stage) is balanced. When inputs 105 and 106 have a differential voltage across them, the output stage has a current imbalance and either pulls high or low. One significant aspect of this cascode amplifier is the particular implementation of the current mirror formed by transistors 121, 122, 128, and 131. Through these particular aspects, the cascode amplifier's transistors remain in saturation and the cascaded load improves power supply rejection and open-loop gain.

The bias circuit shown in Fig. 3 furnishes DC biasing to the bias terminals of the cascode amplifier and, furthermore, is also the subject matter of copending U.S. Patent Application Serial No. 08/085,898. The bias circuit of the cascode amplifier comprises P-channel transistors 171, 172, 174, and 176 and N-channel transistors 151, 153, 155, 156, 158, 161, 162, and 164. Inputs to the bias circuit comprise dual biasing circuitry inputs 196 and 198. The bias circuit establishes bias voltages

on current sink transistors 133 and 136 and cascode transistors 122, 126, 131, 134, and 138. In this manner, the current mirroring between transistors 128 and 121 and between current sink transistors 133 and 136 cause those transistors to remain the saturation region for all values of output swing.

Referring to Fig. 2, terminals 105 and 106 are supplied by an audio differential input signal. Gain stage 110 amplifies the differential input signal and produces a single ended output signal at node 115. Gain stage 110 is unsuited for directly driving output stage 150 because output stage 150 and load 180 would draw excessive current from gain stage 110. The combined loading of output stage 150 and load 180 would force the gain MOSFETs in gain stage 110 to operate in their more non-linear regions, resulting in reduced gain and distortion of the output signal from gain stage 110.

Accordingly, buffer 130 connects to the output of gain stage 110 at node 115 and the input of output stage 150 at node 135 to effectively isolate gain stage 110 from output stage 150 and load 180. In the preferred embodiment, buffer 130 comprises amplifier 132, which may be implemented using the single stage folded cascode amplifier utilized for gain stage 110. However, amplifier 132 may be implemented using any suitable buffer device, such as a single stage push-pull amplifier capable of swinging nearly rail-to-rail.

Amplifier 132 has a large input impedance, while gain stage 110 has a large output impedance. Therefore, the output of gain stage 110 couples to a corresponding large input impedance at node 115 to virtually eliminate resistive/capacitive loading. As a result, gain stage 110 can be implemented with a single gain stage amplifier, as opposed to a dual gain stage amplifier, and continues to provide adequate gain. Thus, gain stage 110 amplifies the differential audio input signals applied at terminals 105 and 106 to produce an undistorted, linearized output signal having a maximum gain, which it delivers to amplifier 132.

Amplifier 132 is configured as a voltage follower and is biased using a 3.3 volt power supply V_{DD} . Amplifier 132 receives the output signal from gain stage 110 at its non-inverting input (node 115) and buffers the signal to produce an output signal at node 135. Amplifier 132 receives direct feedback from node 170 to its inverting input to stabilize and linearize the output of amplifier 132. As a result, the voltage at node 170 follows the voltage at node 115. To keep the voltages at nodes 170 and 115 virtually equivalent, amplifier 132 provides additional amplification to compensate for the threshold voltage drop across the base and emitter of emitter follower 152. Thus, amplifier 132 transfers the output signal from gain stage 110 to output stage 150 with minimum distortion to ensure a linearized out-

put from output stage 150.

Output stage 150 is a Class A shunt feedback follower configuration comprising emitter follower 152 and current sink 154. Emitter follower 152 comprises an NPN bipolar junction transistor having its collector connected to 3.3 volt power supply V_{DD} , its base connected to the output of amplifier 132 and its emitter connect to output node 170. Current sink 154 comprises an enhancement-type N-channel MOSFET having its drain connected to output node 170 and its source connected to the reference potential. A bias circuit, such as the bias circuit disclosed in U.S. Patent Application Serial No. 08/085,898, biases the gate of current sink 154 at bias point 198 using classical current mirroring techniques to drive current sink 154 into its saturation region. As a result, current sink 154 operates as a constant current sink to ensure that changes in the audio input signal will be reflected solely at output node 170 and, thus, load 180.

Specifically, as the output from amplifier 132 into the base of emitter follower 152 changes in response to a changing audio input signal, current sink 154 draws constant current unless the voltage at node 135 drops so low that emitter follower 152 turns off. Because current sink 154 operates independently of emitter follower 152 to draw constant current, load 180 experiences any increase or decrease in current from the emitter of emitter follower 152. Although output stage 150 has been implemented utilizing an emitter follower, any suitable output stage could be substituted, such as a source follower.

Compensation capacitors 120 and 140 each comprise an N-channel MOSFET connected in a reversed biased configuration. Because compensation capacitors 120 and 140 are MOSFETs, they are fabricated using the standard digital fabrication process and use a minimum of silicon space. Therefore, op-amp 100 can be fabricated in its entirety using the standard digital fabrication process. In the preferred embodiment, gain stage 110 and buffer 130 are single stage cascode amplifiers and, therefore, each have one dominant pole at its respective output. As a result, compensation capacitors 120 and 140 connect between nodes 115 and 135, respectively, and ground to provide frequency compensation.

Specifically, compensation capacitor 120 has a gate connected to ground and a source, drain, and bulk connected to node 115, while compensation capacitor 140 has a gate connected to ground and a source, drain, and bulk connected to node 135. Because compensation capacitors 120 and 140 have grounded gates, they are always turned OFF, thereby eliminating the non-linear effects of conventional MOSFET gate capacitors. As the output frequency increases, the impedance of compensa-

tion capacitors 120 and 140 decreases, thereby decreasing the gain of gain stage 110 and buffer 130 at higher frequencies. This technique places the dominant poles well below unity gain bandwidth, prevents oscillation, and creates a stable, linear output.

The described arrangement overcomes the limitations in the related art and is particularly effective when configured and employed as described herein, however, those skilled in the art will readily recognize that numerous variations and substitutions may be made to the invention to achieve substantially the same results as achieved by the preferred embodiment. Therefore, the detailed description is to be clearly understood as being given by way of illustration and example only, the spirit and scope of the present invention to be limited solely by the following claims:

Claims

1. An operational amplifier comprising:
a gain stage having an input and an output;
an output stage having an input and an output for driving a load; and
a buffer for isolating said gain stage from and said output stage, said buffer having an input connected to said output of said gain stage and an output connected to said input of said output stage.
2. The operational amplifier according to claim 1 further comprising a first frequency compensation capacitor connected between said output of said gain stage and a reference potential.
3. The operational amplifier according to claim 2 further comprising a second frequency compensation capacitor connected between said output of said buffer and said reference potential.
4. The operational amplifier according to claim 1 wherein said gain stage comprises a single stage amplifier.
5. The operational amplifier according to claim 4 wherein said single stage amplifier comprises a single stage folded cascode amplifier.
6. The operational amplifier according to claim 2 wherein said first frequency compensation capacitor comprises a MOSFET.
7. The operational amplifier according to claim 6 wherein said first frequency compensation capacitor further comprises said MOSFET having

5 a gate connected to said reference potential and a drain, source, and bulk connected to said output of said gain stage to reverse bias said MOSFET.

8. The operational amplifier according to claim 3 wherein said second frequency compensation capacitor comprises a MOSFET.
9. The operational amplifier according to claim 8 wherein said second frequency compensation capacitor further comprises said MOSFET having a gate connected to said reference potential and a drain, source, and bulk connected to said output of said buffer to reverse bias said MOSFET.
10. The operational amplifier according to claim 1 wherein said buffer comprises an amplifier having a non-inverting input connected to said output of said gain stage and an inverting input connected to said output of said output stage.
11. The operational amplifier according to claim 10 wherein said amplifier comprises a folded cascode amplifier.
12. The operational amplifier according to claim 1 wherein said output stage comprises a voltage follower connected to a current sink.
13. The operational amplifier according to claim 12 wherein said voltage follower comprises an emitter follower having a collector connected to a power supply, a base connected to said output of said buffer, and an emitter connected to said output of said output stage.
14. The operational amplifier according to claim 12 wherein said current sink comprises a MOSFET having a drain connected to said output of said output stage, a gate biased in the saturation region, and a source connected to a reference potential.
15. The operational amplifier according to claim 3 fabricated using a digital fabrication process.
16. The operational amplifier according to claim 1 wherein said gain stage, said buffer, and said output stage are biased using a 3.3 volt DC power supply.




FIG. 1




FIG. 2




FIG. 3



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 94 30 6622

DOCUMENTS CONSIDERED TO BE RELEVANT			CLASSIFICATION OF THE APPLICATION (Int.Cl.6)						
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim							
X	EP-A-0 479 119 (MOTOROLA INC.) * page 5, line 25 - page 9, line 7; figure 3 * * page 9; claim 3 * ---	1-5, 10, 11	H03F1/08						
A	IEEE JOURNAL OF SOLID-STATE CIRCUITS., vol.27, no.6, June 1992, NEW YORK US pages 935 - 939, XP306395 R. GOMEZ ET AL 'A 50-MHZ CMOS VARIABLE GAIN AMPLIFIER FOR MAGNETIC DATA STORAGE SYSTEMS' * page 936 - page 937; figures 2,4 * ---	6-9							
A	IEEE JOURNAL OF SOLID-STATE CIRCUITS., vol.27, no.7, July 1992, NEW YORK US pages 1101 - 1104, XP304449 J. FICHTEL ET AL 'DESIGN AND APPLICATIONS OF TUNABLE ANALOG BICMOS CIRCUITS' * page 1101 - page 1102; figure 1 * -----	13, 14							
			TECHNICAL FIELDS SEARCHED (Int.Cl.6)						
			H03F						
<p>The present search report has been drawn up for all claims</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%;">Place of search</td> <td style="width: 33%;">Date of completion of the search</td> <td style="width: 34%;">Examiner</td> </tr> <tr> <td>THE HAGUE</td> <td>7 February 1995</td> <td>Tyberghien, G</td> </tr> </table>				Place of search	Date of completion of the search	Examiner	THE HAGUE	7 February 1995	Tyberghien, G
Place of search	Date of completion of the search	Examiner							
THE HAGUE	7 February 1995	Tyberghien, G							
CATEGORY OF CITED DOCUMENTS		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document							
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document									